

PACKAGING METHOD FOR THIN INTEGRATED CIRCUITS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a package method for electronic elements, and more particularly to a packaging method for thin integrated circuits.

2. Description of Related Art

Electronics industry packaging technology is modifying integrated circuit structure to meet miniaturization demands.

For example, methods of packaging light emitting diode (LED) with integrated circuits attach multiple LEDs to a printed circuit board and cover the LEDs and printed circuit board with a molded transparent layer. The resultant integrated circuit with LEDs has a thickness equal to the printed circuit board and the transparent layer. The printed circuit board constitutes a specific proportion of the total thickness of the integrated circuit and constitutes an absolute minimum design limit.

The present invention provides a breakthrough in packaging methodology for thin integrated circuits.

SUMMARY OF THE INVENTION

A first objective of the present invention is to provide a packaging method for thin integrated circuits to reduce production cost and reduce sizes of integrated circuits.

A second objective of the present invention is to provide a packaging method for thin integrated circuits that results in a thickness essentially the

1 thickness of an encapsulant layer.

2 Further benefits and advantages of the present invention will become
3 apparent after a careful reading of the detailed description in accordance with
4 the drawings.

5 BRIEF DESCRIPTION OF THE DRAWINGS

6 Figs. 1A-1K are sequentially operational cross sectional side plan
7 views of partial products of a thin integrated circuit formed with a packaging
8 method in accordance with the present invention;

9 Fig. 2 is a cross sectional side plan view of another embodiment of
10 the thin integrated circuits having a flat surface formed with the packaging
11 method in accordance with the present invention;

12 Figs. 3A-3D are side plan views in partial section of four
13 embodiments of thin integrated circuits having multiple rectangular dimples
14 formed with the packaging method in accordance with the present invention;

15 Figs. 4A-4C are side plan views in partial section of three
16 embodiments of thin integrated circuits having multiple tin balls formed with
17 the packaging method in accordance with the present invention; and

18 Figs. 5A-5B are side plane view of two embodiments of thin
19 integrated circuit of small outline package (SOP) formed with the packaging
20 method in accordance with the present invention.

21 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

22 A packaging method for thin integrated circuits in accordance with
23 the present invention accommodates multiple electronic elements on a circuit
24 layer for each thin integrated circuit. For purposes of illustration only, a

1 method of packaging a specific thin integrated circuit with LEDs is described.
2 Numerous integrated circuits with different electronic elements can be
3 packaged with the packaging method.

4 The packaging method for thin integrated circuits having electronic
5 elements comprises:

6 forming a circuit layer with multiple sections on a substrate;
7 attaching multiple electronic elements to the circuit layer;
8 applying an encapsulant layer to protect the electronic elements; and
9 removing the substrate to expose the circuit layer.

10 With reference to Figs. 1A and 1B, a substrate (1) made of copper is
11 obtained and has a top face (not numbered), a bottom face (not numbered),
12 multiple curved dimples (11) and multiple cutting grooves (12). The curved
13 dimples (11) are defined in the top face by etching, and the cutting grooves
14 (12) are defined in pairs respectively in the top face and the bottom face.
15 Adjacent pairs of cutting grooves (12) intersecting with other adjacent pairs
16 of cutting grooves (12) define boundaries of individual integrated circuit
17 units.

18 With reference to Figs 1C and 1D, photo-resist (13) is selectively
19 applied to the top face of the substrate (1) between adjacent curved dimples
20 (11) within the integrated circuit unit. Then, a circuit layer (14) is selectively
21 electroplated on areas of the top face of the substrate (1) without the photo-
22 resist (13). The circuit layer (14) has a thickness and is an anticorrosive
23 metal suitable for lead-tin soldering so gold or aluminum wires can be
24 bonded to the circuit layer (14). The circuit layer (14) is composed of a

1 multi-ply metallic layer optionally of copper/nickel/copper/pure nickel/pure
2 gold, pure nickel/pure gold, pure nickel/gold/palladium, etc. The thickness of
3 the circuit layer (14) is preferred to be 3 μm to accommodate current desired
4 in the circuit. After electroplating the circuit layer (14) on the substrate (1),
5 the photo-resist (13) is removed.

6 With reference to Figs. 1E and 1F, after removing the photo-resist
7 from the substrate (1), the substrate (1) is divided along the cutting grooves
8 (12) into individual integrated circuit units. Multiple windows (not numbered)
9 are formed between two areas of the circuit layer (14) after the photo-resist is
10 removed so that the circuit layer (14) has multiple sections and the sections
11 are disconnected. Then, an LED (20) with two ends bridges between two
12 adjacent sections of the circuit layer (14). One end of the LED (20) is
13 soldered on one section with silver-paste and the other end of the LED (20)
14 is connected to the adjacent section with a conductive wire (21).

15 With reference to Fig. 1G, an encapsulant layer (30) is applied to the
16 entire top face of the substrate (10) by molding after attaching the LEDs (20)
17 or other multiple electronic elements (not shown) and covers the LEDs (20)
18 or multiple electronic elements to protect the circuit layer (14). The
19 encapsulant layer (30) is selectively made of transparent material to allow
20 light from the LEDs (20) to emit through the encapsulant layer (30).

21 With reference to Figs. 1H and 1I, after molding the encapsulant
22 layer (30), the substrate (1) is etched and removed from the bottom face to
23 expose the circuit layer (14) and sections of the encapsulant layer (30). With
24 the substrate (1) removed, the circuit layer (14) at the curved dimples (11) in

1 the substrate (1) become protrusions (not numbered) that can connect to
2 other circuit boards. Optionally, parts of the substrate are retained and served
3 as a lead-frame (1') at opposite edges of individual integrated circuit units
4 for testing the integrated circuit or for bending to be gull-wing leads. Then,
5 an isolating layer (31) is formed between two protrusions on the circuit layer
6 (14) and covers the sections of the encapsulant layer (30), wherein the
7 isolating layer (31) is white and has reflect light emitted from the LEDs
8 (20).

9 With reference to Figs. 1J and 1K, a tin-paste layer (32) is applied to
10 the circuit layer (14) between adjacent isolating layers (31) so the integrated
11 circuit unit can be easily soldered and electrically connected to other circuit
12 boards. Whereby, a thin integrated circuit having multiple LEDs (20) is
13 achieved. Selectively, the thin integrated circuit unit can be formed with a
14 single LED (20) or electronic component.

15 With reference to Fig 2, another embodiment of the integrated circuit
16 uses a flat substrate (not numbered) without dimples. The circuit layer (14a)
17 is formed on a flat substrate (not shown) using the same method previously
18 described. Moreover, the flat substrate is also removed by etching to expose
19 the circuit layer (14a). Finally, the isolating layers (31a) (not found in the
20 drawing) and the tin-paste layers (32a) are formed on the circuit layer (14a)
21 to achieve the integrated circuit. Wherein the tin-paste layers (32a) extend
22 beyond the isolating layers (31a) to connect to other integrated circuits. Since
23 the circuit layer (14a) does not have any protrusions, the thickness of the
24 integrated circuit is reduced to diminish the size of the integrated circuit.

1 With reference to Figs. 3A to 3D, the dimples (not numbered) in the
2 integrated circuits may be rectangular. In Fig. 3A, the LED (20) has two ends
3 (not numbered) with one end soldered to the circuit layer (14b) with silver
4 paste (22b) and the other end connected to an adjacent section of the circuit
5 layer (14b) by a conductive wire (21b). In Fig. 3B, the LED (20) is mounted
6 in a recess (not numbered) and is also connected to two sections of the circuit
7 layer (14b) by silver paste (22b) and a conductive wire (21b). In Fig. 3C, the
8 LED (20) bridges a window (not numbered) in the circuit layer (14b) to
9 connect two sections of the circuit layer (14b) by tin balls (23b). In Fig. 3D,
10 the LED (20) is located in an enlarged window (not numbered) in the circuit
11 layer (14b) and connects two sections of the circuit layer (14b) by conductive
12 wires (21b).

13 With reference to Figs. 4A-4C, multiple round dimples (not
14 numbered) are defined in the substrate (not shown) and filled with tin-paste
15 to form tin balls (33). After etching the substrate, the tin balls (33) protrude
16 and serve to solder the integrated circuit to another circuit board. An
17 isolating layer (31) is applied to the integrated circuit.

18 With reference to Figs. 5A and 5B, another embodiment of the thin
19 integrated circuit formed with the method in accordance with the present
20 invention has electronic elements (20a, 20b) attached to two sides of the
21 circuit layer (14). Such thin integrated circuits are known as Small Outline
22 Package (SOP) products. In this embodiment, at least one top electronic
23 element (20a) is mounted on a top of the circuit layer (14), the top electronic
24 elements (20a) are cover with a top encapsulant layer (not numbered), and

1 then the substrate (not shown) is removed by etching. Part of the substrate is
2 retained at two distal edges in the shape of long strips to bend into gull-
3 winged lead frame to connect the integrated circuit to another circuit board.
4 At least one bottom electronic element (20b) is attached to a bottom of the
5 circuit layer (14), and the bottom is covered with a bottom encapsulant layer
6 (not numbered). Removing the substrate causes the integrated circuit to be
7 much thinner than the conventional integrated circuit.

8 Although the invention has been explained in relation to its preferred
9 embodiment, many other possible modifications and variations can be made
10 without departing from the spirit and scope of the invention as hereinafter
11 claimed.